Packet Processors Offer Performance and Flexibility for Low-Latency HFT Applications
Mon, 25 Jun 2012 09:01:00 GMT
High frequency trading (HFT) in the financial arena is placing continued demand for the reduction of latencies in the monitoring of stock trades, application of trend analysis algorithms and execution of trading orders. The traditional use of network interface cards uses field programmable gate arrays (FPGAs) to offload the host processor. This approach achieves the goal of reducing latency, but presents challenges to the incorporation of frequent industry and regulatory updates. An alternative approach is to use off-the-shelf PCI Express multi-core packet processor cards and dedicated software to build multi-port HFT compute engines, which results in lowered latency, quicker time-to-market and incorporation of industry and regulatory updates, and lower total cost of ownership of the system.
To access this report, there are two pre-requisites:
1) that you are a registered, logged-in user of HFT Review
2) that you agree to the terms and conditions stipulated by the publisher
If you are not currently registered with HFT Review, click here to register for free
Once logged in, you will be able to access the report by first clicking on the link below and then following the link agreeing to the T&Cs