High Frequency Trading Review



    This paper presents the design of an application specific hardware for accelerating High Frequency Trading applications. It is optimized to achieve the lowest possible latency for interpreting market data feeds and hence enable minimal round-trip times for executing electronic stock trades. The implementation described in this work enables hardware decoding of Ethernet, IP and UDP as well as of the FAST protocol which is a common protocol to transmit market feeds. For this purpose, we developed a microcode engine with a corresponding instruction set as well as a compiler which enables the flexibility to support a wide range of applied trading protocols. The complete system has been implemented in RTL code and evaluated on an FPGA. Our approach shows a 4x latency reduction in comparison to the conventional Software based approach.

    Visit resource

    Related content

    News: Enyx announces the release of its latest development platform based on Altera’s Stratix® V GX FPGA
    27 September 2012 – Enyx
    Latest solution for real-time pre-trade risk checking, market data filtering as well as building of the full book.Paris, France – September 27th 2012 – En…

    News: UK based financial technology and risk-control firm receives money to continue global expansion [Fixnetix]
    1 October 2012 – Fixnetix Fixnetix, the fast-growing technology provider of trading, market data and risk control services, has secured a new £3m facility from Barclays to support its on-going gr…

    News: Altera Delivers Industry’s Broadest Portfolio of 28 nm FPGA Development Kits
    1 October 2012 – Altera
    Cyclone V GX FPGA development kit for low-power, cost-sensitive applications is now available; includes complete design environment, reference designs and IP cores San Jose, …

    News: Exchanges See No Unfairness in Data Delivery Speeds [Traders Magazine]
    28 September 2012 – HFT Review
    By Peter Chapman You get what you pay for. In the wake of the Securities and Exchange Commission’s action this month against NYSE Euronext for disseminating New York…

    News: PLDA Announces XpressGX5LP Low Profile PCIe FPGA Design Kit, based on Altera Stratix V GX FPGA
    27 June 2012 – PLDA
    New half‐height board delivers PCIe 3.0 x8, 40G Ethernet and DDR3 SDRAM Interfaces in acomplete design kit, enabling quick time‐to‐market SAN JOSE, Calif. (June 26, 201…

    Leave A Reply