U.S.-exchange-certified TCP Endpoints successfully deployed for Accelerated Finance Applications   

    Santa Clara, California, July 26, 2013 – Algo-Logic Systems, a recognized leader in providing hardware-accelerated, deterministic, ultra-low-latency products, systems and solutions for accelerated finance, packet processing and embedded system industries, today announced availability of their new 3rd Generation TCP Endpoint.  The IP-Core enables FPGA-implemented logic to directly communicate over 10 Gigabit Ethernet networks with remote hardware or software devices and includes a robust hardware application programming interface that supports multiple real-world accelerated finance use cases.

    The mature, proven, reliable and network-tested TCP endpoint delivers ultra-low-latency of 76-nanoseconds with the highest possible TCP bandwidth at full duplex rates of 20 Gbps scalable to 40/100 Gbps.  Circuits have been implemented on both Altera and Xilinx FPGA devices and are compatible for deployment with all widely deployed FPGA platforms including Terasic DE5Net, Solarflare AOE and NetFPGA 10G. Plans are underway to also certify the IP-Core on additional end-customer platforms, including the Bittware S5PH-Q and Nallatech P385 platforms.  The key TCP Endpoint features include: 

    •  8, 16, 32 TCP Sessions per instance with user-defined MAC, Port, & IP Addresses
    • Small Logic Footprint: 6.7% ALMs for 32 TCP sessions in Stratix V A7 for each TOE
    • High Throughput: Can send and receive small and large payloads including jumbo frames
    • Full 10GE Line Rate (20 Gbps Duplex) in an architecture that scales to support 40GE & 100GE
    •  Low latency proxy model that allows true parallel processing of client and exchange traffic communicating with a single application session in FPGA logic
    •  OS independent GUI or UDP network API for control and configuration

    Algo-Logic’s U.S.-exchange-certified TCP Endpoint hardware delivers deterministic, 76-nanosecond low-latency performance when used along with streaming applications implemented in FPGA logic. The Algo-Logic TCP Endpoint seamlessly runs at the full Ethernet line-rate of 156.25 MHz enabling the core to run synchronously with the MAC and processing logic.  Moreover, the TCP Endpoint can be seamlessly integrated with all other components of Algo-Logic’s Low Latency Application Library, including pre-built protocol parsing libraries, market data filtering, market data distribution, feed normalization and protocol translation solutions; as well as with customer applications including pre-trade risk-checks, order books, associative lookup engines, and data acquisition to achieve fastest time-to-market FPGA application deployments.  The TCP Endpoint configurations are specifically designed for real-world accelerated finance use-cases and commercial deployment scenarios that include:

    • Standard TCP Endpoint with single TOE instance for communication between FPGA hardware and remote hardware or software endpoint with up to 32 simultaneous sessions.
    • Proxy Model for up to 32 application session between 64 TCP endpoints
    • Multiple dedicated TCP Endpoints on multiple physical interfaces supporting up to 14 hosts each with 32 sessions
    • Multiple proxy model TCP Endpoints for Aggregated Traffic to multiple Physical Interfaces on multiple links (supporting up to 448 TCP sessions)

    Algo-Logic’s world-class hardware accelerated systems and solutions are used by banks, trading firms, hedge-funds, exchanges and financial institutions to accelerate their network processing for Risk-Checks (sec 15c 3-5), protocol parsing, symbol filtering, order book processing, order injection, proprietary trading strategies, high frequency trading, financial surveillance systems, and algorithmic trading.

    Price and availability
    The TCP Endpoint is currently shipping, and will be discounted up to 50%, when implemented as part of an overall design in a customer accelerated finance application.  For additional information, please contact:[email protected]  or visit company website at:

    About Algo-Logic Systems
    Algo-Logic Systems, Inc., is a recognized leader and developer of fast time-to-market gateware libraries for Field Programmable Gate Array (FPGA) devices.  Algo-Logic IP-Cores are used for accelerated finance, packet processing and classification in datacenters, and sensor data acquisition and processing in embedded hardware systems.  The company has extensive experience in building customized network processing system solutions in FPGA, ASIC, ASSP, and SoC logic.

    Related content

    News: Algo-Logic Systems launches Full Order-Book running on single-FPGA platform
    30 August 2013 – Algo-Logic
    Full Order-Book achieves high performance processing via company’s proprietary algorithmic search engine technology SANTA CLARA, Calif., Aug. 28, 2013 Algo-Logic Sy…

    News: BittWare Expands OpenCL Support for Altera Stratix V FPGAs
    20 November 2013 – BittWare
    Altera’s SDK for OpenCL now supported for a wide range of Stratix V devices on BittWare’s COTS PCIe board. DENVER, CO – November 19, 2013 – BittWare, the leader in Altera…

    News: SpryWare announces major enhancements for US options data processing
    0 December 2011 – Spryware
    Real-time aggregate bid and ask sizes delivers true market size at the NBBO Chicago, IL, December 19, 2011 – SpryWare, ( a premier provider of U…

    News: Algo-Logic Systems Launches 2nd Generation Ternary Search Engine (TSE2) Solutions
    27 March 2013- Algo-Logic
    Algo-Logic Systems Launches 2nd Generation Ternary Search Engine (TSE2) Solutions for the new Tabula ABAX2 P-Series of 3PLD. Companies successfully collaborate to deliver ind…

    News: SpryWare Boosts Performance with latest DMS Release
    17 December 2012 – Spryware
    Software optimizations and faster hardware boost SpryWare’s Direct Market Server™ performance by 30% Chicago, IL, December 14, 2012 – SpryWare, a premier p…

    News: Algo-Logic Systems Launches the Techo Kardio Graph (TKG) Rackmount Measurement and Monitoring System
    15 February 2013 – Algo-Logic
    An Advanced High Performance Computing, FPGA based Real-Time Monitoring, Process Measurement, Data Collection, Graphing and Tracking System  Santa Clara, California, Feb…

    News: Algo-Logic Systems Announces Membership in the Solarflare Application Onload Engine (AOE) Partner Network
    8 January 2013 – Algo-Logic
    Algo-Logic Systems joins Solarflare’s AOE ecosystem as a Design Services, Tools and  IP Application partner  Santa Clara, California, January 8, 2013&nbs…;

    News: BittWare Announces Special Pricing for Altera Stratix® V FPGA PCI Express Board for OpenCL Development
    14 January 2013 – BittWare
    PCIe COTS FPGA board populated with Altera Stratix V GSMD5 FPGA is now supported by Altera’s OpenCL SDK and available for Altera OpenCL EAP customers …

    Leave A Reply